CED1. Z FPGA Project for AD7. Nios driver . Below is presented a picture of the EVAL- AD7. Evaluation Board with the CED1. Z board. It provides the necessary communications between the converter and the PC, programming or controlling the device, transmitting or receiving data over a USB link. Make sure that there are NO SPACES in the directory path. After extracting the archive the following folders should be present in the ADIEval. Download the FPGA design software. How to design an FPGA from scratch. FPGA software Design software. FPGA vendors provide design software. The free software is usually fine to start with because it is. Board folder: Eval. Board. FPGA, FPGA, Hdl, Nios. Cpu, Software and Data. Capture . The AD7. ADC driver modules FPGA Contains all the files necessary to program the CED1. Z board in order to evaluate the ADC. By executing the script program. New Nios. 2 applications can be created using the files from this folder. The ip subfolder contains the HDL core for connecting the evaluation board to the CED1. Z board , the software drivers for HAL in /hdl/src/HAL and the AD7. Hdl Contains the source files for the AD7. HDL driver: - The doc subfolder contains a brief documentation for the core. The ip subfolder contains the AD7. QSYS component Software Contains the source files of the Nios. SBT evaluation project Data. Capture Contains the script files used for data acquisition Install the USB- Blaster Device Driver. The USB Blaster is used to program the FPGA on the CED1. Z board and also for data exchange between the system and a PC. To install the driver plug the Terasic USB Blaster into one of the PCs USB ports. Your Windows PC will find the new hardware and try to install the driver. In the Device Manager right click on the USB- Blaster device and select Update Driver Software. A new dialog will open where it is possible to point to the driver’s location. Set the location to altera\1. Next. Upon installation completion a message will be displayed to inform that the installation is finished. The system consists of a Nios II softcore processor that is implemented in the FPGA found on the CED1. Z board and a PC application. The softcore controls the communication with the Device Under Test (DUT) and the data capture process. The captured data is saved into the SRAM of the CED1. Z board and aftwerwards it is read by the PC application and saved into a comma separated values (. The peripheral is divided into three logical modules: a module which implements the interface with the Avalon bus and the communication with the SRAM, a module which implements an Avalon master interface which is used to write data directly in the SRAM and a module which communicates with the evaluation board. Following is presented a block diagram of the HDL core and a description of the interface signals. Designed with a 9. MHz clock RESET. Once the conversion is complete and the result is available in the output register, the BUSY output goes high BRD. The rest are discarded Table 3 Register description. The follwing figure presents the timing diagram for the read operations from the AD7. It reads the data from the AD7. CED1. Z board. It also forwards write requests from the CED1. Z board to the AD7. AD7. 69. 9 acquisition system. In case the acquisition is done on 8 channels, data is mapped at addresses starting from 0x. In case a single channel is acquired, data is mapped sequentially on each of the eight addresses. In this case, data must be concatenated by the module running on the CED1. Z board. It is possible to skip these steps and load in the FPGA an image that contains a fully functional system that can be used for platform evalution. The first step of the quick evaluation process is to program the FPGA with the image provided in the lab files. Before the image can be loaded the Quartus II Web Edition tool or the Quartus II Programmer must be installed on your computer. To load the FPGA image you must first make sure that the USB cable is not connected to the CED1. Z board. Connect the USB Blaster to the J6 connector of the CED1. Z and power the board. In order to use the design from this page, the Evaluation Board FPGA must be reprogrammed. To reprogram the FPGA on the Evaluation board, the following steps must be followed, AFTER the CED1. Z FPGA has been programmed using program. FPGA programming, where to begin. Software development follows a sequential flow. 2 FAQ’s for Microsemi Antifuse FPGA Programming. What software packages should I use to program. How do I check which version of Designer was used to. FPGA-based Controller for a Mobile Robot. The FPGA will process the PWM program and the output will. CED1Z FPGA Project for AD7606 with Nios. The USB Blaster is used to program the FPGA on the CED1Z board. Bit 1 is used to initiate software reset of the core. Connect the USB- Blaster to the P2 port 2. Start Quartus II, Start Tools . Select Mode Active Serial Programming 4. Press Add File and select Eval. Board. AD7. 69. 9. Check Program/Configure and Press Start. After the programming ends, power off the CED1. Z and reprogramm it using program. In order to restore the original firmware on the Evaluation Board, at step 4 use the configuration file from the CD at Evaluation Board FPGA code/u. MUX FPGA CED 2- 2/toplevel. Another method is to right- click and select Properties and click on the Compatibility tab and select the Run This Program As An Administrator checkbox, which will make this a permanent change. Initialize Eclipse workspace When Eclipse first launches, a dialog box appears asking what directory it should use for its workspace. It is useful to have a separate Eclipse workspace associated with each hardware project that is created in SOPC Builder. Browse to the ADIEval. Board directory and click Make New Folder to create a folder for the software project. Name the new folder “eclipse. After selecting the workspace directory, click OK and Eclipse will launch and the workbench will appear in the Nios II perspective. Create a new software project in the SBT Select File . Click the Browse button in the SOPC Information File Name dialog box. Select the u. C. sopcinfo file located in the ADIEval. Board/FPGA directory. Set the name of the Application project to “ADIEval. Board”. Select the Blank Project template under Project template. Click the Finish button. Each Nios II application has 2 project directories in the Eclipse workspace. The second is the Board Support Package (BSP) project associated with the main application software project. This project will build the system library drivers for the specific SOPC system. This project inherits the name from the main software project and appends “. The BSP contains a directory of software drivers as well as a system. These properties include what interface should be used for stdio and stderr messages, the memory in which stack and heap should be allocated and whether an operating system or network stack should be included with this BSP. Right click on the ADIEval. Board. All stdout, stdin and stderr messages will be directed to the jtag. In the Common settings view, change the following settings: Select the jtag. Note that you have more than one choice. Select none for the sys. Change . text region Linker Region Name from onchip. Click the Generate button to update the BSP. When the generate has completed, select File . On the left- hand menu, select Nios II BSP Properties. During compilation, the code may have various levels of optimization which is a tradeoff between code size and performance. Change the Optimization level setting to Level 2 Since our software does not make use of C++, uncheck Support C++. Check the Reduced device drivers option Check the Small C library option Press Apply and OK to regenerate the BSP and close the Properties window. Add source code to the project. In Windows Explorer locate the project directory which contains a directory called Software. In Windows Explorer select all the files and directories from the Software folder and drag and drop them into the Eclipse software project ADIEval. Board. A dialog box will appear to select the desired operation. Select the option Copy files and folders and press OK. This should cause the source files to be physically copied into the file system location of the software project directory and register these source files within the Eclipse workspace so that they appear in the Project Explorer file listing. Configure Application Project Build Properties. Just as you configured the optimization level for the BSP project, you should set the optimization level for the application software project ADIEval. Board as well. On the left- hand menu, select the Nios II Application Properties tab Change the Optimization level setting to Level 2. Press Apply and OK to save the changes. Define Application Include Directories. Application code can be conveniently organized in a directory structure. This section shows how to define these paths in the makefile. Click the Ctrl and A keys to select all the text. Click the Ctrl and C keys to copy all the text. Double click on Makefile to open the file. Click the Ctrl and S keys to save the Makefile. Compile, Download and Run the Software Project. Build the Application and BSP Projects Right click the ADIEval. Board. When that build completes, right click the ADIEval. Board application software project and choose Build Project to build the Nios II application. The result of the compilation process will be an Executable and Linked Format (. ADIEval. Board. elf file. Verify the Board Connection. The CED1. Z hardware is designed with a System ID peripheral. This peripheral is assigned a unique value based on when the hardware design was last modified in the SOPC Builder tool. SOPC Builder also places this information in the . The BSP is built based on the information in the . Press the New button to create a new configuration. Change the configuration name to CED1. Z and click Apply. On the Target Connection tab, press the Refresh Connections button. You may need to expand the window or scroll to the right to see this button. Check the Ignore mismatched system ID option. Check the Ignore mismatched system timestamp option. Run the Software Project on the Target. To run the software project on the Nios II processor. Before running the the software project, the FPGA located on the CED1. Z must be programmed with the Nios II system image. To program the FPGA run the ADIEval. Board/FPGA/program. Press the Run button in the Run Configurations window. This will re- build the software project to create an up–to- date executable and then download the code into memory on the CED1. Z hardware. The debugger resets the Nios II processor, and it executes the downloaded code.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. Archives
January 2017
Categories |